

## GENERAL DESCRIPTION



The ICS8752 is a low voltage, low skew LVCMOS clock generator and a member of the HiPerClockS<sup>™</sup>family of High Performance Clock Solutions from ICS. With output frequencies up to 240MHz, the ICS8752 is tar-

geted for high performance clock applications. Along with a fully integrated PLL, the ICS8752 contains frequency configurable outputs and an external feedback input for regenerating clocks with "zero delay".

Dual clock inputs, CLK0 and CLK1, support redundant clock applications. The CLK\_SEL input determines which reference clock is used. The output divider values of Bank A and B are controlled by the DIV\_SELA0:1, and DIV\_SELB0:1, respectively.


For test and system debug purposes, the PLL\_SEL input allows the PLL to be bypassed. When HIGH, the MR/nOE input resets the internal dividers and forces the outputs to the high impedance state.

The low impedance LVCMOS outputs of the ICS8752 are designed to drive terminated transmission lines. The effective fanout of each output can be doubled by utilizing the ability of each output to drive two series terminated transmission lines.


## **F**EATURES

- Fully integrated PLL
- Eight LVCMOS outputs,  $7\Omega$  typical output impedance
- Selectable LVCMOS CLK0 or CLK1 inputs for redundant clock applications
- Input/Output frequency range: 18.33MHz to 240MHz at  $V_{CC} = 3.3V \pm 5\%$
- VCO range: 220MHz to 480MHz
- External feedback for "zero delay" clock regeneration
- Cycle-to-cycle jitter: 75ps (maximum), (all outputs are the same frequency)
- Output skew: 100ps (maximum)
- Bank skew: 55ps (maximum)
- Full 3.3V or 2.5V supply voltage
- 0°C to 70°C ambient operating temperature
- Available in both standard and lead-free RoHS-compliant packages

## **BLOCK DIAGRAM**



## PIN ASSIGNMENT





### TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	/ре	Description
1, 2	DIV_SELB0, DIV_SELB1	Input	Pulldown	Determines output divider values for Bank B as described in Table 3. LVCMOS / LVTTL interface levels.
3, 4	DIV_SELA0, DIV_SELA1	Input	Pulldown	Determines output divider values for Bank A as described in Table 3. LVCMOS / LVTTL interface levels.
5	MR/nOE	Input	Pulldown	When logic HIGH, the internal dividers are reset and the outputs are disabled. When logic LOW, the master reset is disabled and the outputs are enabled. LVCMOS / LVTTL interface levels.
6	CLK0	Input	Pulldown	Clock input. LVCMOS / LVTTL interface levels.
7, 13, 17, 24, 28, 29	GND	Power		Power supply ground.
8	FB_IN	Input	Pulldown	Feedback input to phase detector for generating clocks with "zero delay". LVCMOS / LVTTL interface levels.
9	CLK_SEL	Input	Pulldown	Clock select input. Selects between CLK0 or CLK1 as phase detector reference. When LOW, selects CLK0. When HIGH, selects CLK1. LVCMOS / LVTTL interface levels.
10	V <sub>DDA</sub>	Power		Analog supply pin.
11, 32	V <sub>DD</sub>	Power		Core supply pins.
12	CLK1	Input	Pulldown	Clock input. LVCMOS / LVTTL interface levels.
14, 15, 18, 19	QA0, QA1, QA2, QA3	Output		Bank A clock outputs. $7\Omega$ typical output impedance. LVCMOS / LVTTL interface levels.
16, 20, 21, 25	V <sub>DDO</sub>	Power		Output supply pins.
22, 23, 26, 27	QB0, QB1, QB2, QB3	Output		Bank B clock outputs. $7\Omega$ typical output impedance. LVCMOS / LVTTL interface levels.
30	nc	Unused		No connect.
31	PLL_SEL	Input	Pullup	Selects between the PLL and CLK0 or CLK1 as the input to the dividers. When HIGH selects PLL. When LOW selects CLK0 or CLK1. LVCMOS / LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions		Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
C <sub>PD</sub>	Power Dissipation Capacitance (per output)	$V_{DDA}$ , $V_{DD}$ , $V_{DDO} = 3.465V$		23		pF
R <sub>OUT</sub>	Output Impedance			7		Ω



TABLE 3. CONTROL INPUT FUNCTION TABLE

			Inputs				Ou	tputs
MR/nOE	PLL_SEL	CLK_SEL	DIV_ SELA1	DIV_ SELA0	DIV_ SELB1	DIV_ SELB0	QAx	QBx
1	Х	Х	Х	Х	Х	Х	Hi-Z	Hi-Z
0	1	Х	0	0	0	0	fVCO/2	fVCO/4
0	1	Х	0	1	0	1	fVCO/4	fVCO/6
0	1	Х	1	0	1	0	fVCO/6	fVCO/8
0	1	Х	1	1	1	1	fVCO/8	fVCO/12
0	0	0	0	0	0	0	fCLK0/2	fCLK0/4
0	0	0	0	1	0	1	fCLK0/4	fCLK0/6
0	0	0	1	0	1	0	fCLK0/6	fCLK0/8
0	0	0	1	1	1	1	fCLK0/8	fCLK0/12
0	0	1	0	0	0	0	fCLK1/2	fCLK1/4
0	0	1	0	1	0	1	fCLK1/4	fCLK1/6
0	0	1	1	0	1	0	fCLK1/6	fCLK1/8
0	0	1	1	1	1	1	fCLK1/8	fCLK1/12

NOTE: For normal operation, MR/nOE is LOW. When MR/nOE is HIGH, all ouputs are disabled.

TABLE 4A. QA OUTPUT FREQUENCY W/FB\_IN = QB

				Inputs					Outputs	
FB_IN	DIV_ SELB1	DIV_ SELB0	QB Output Divider Mode	(NO	.K1 (MHz) ΓΕ 1)	DIV_ SELA1	DIV_ SELA0	QA Output Divider Mode	QA Multiplier (NOTE 2)	
	SELDI	SELBO	(NOTE 2)	Minimum	Maximum	JLLAI	JLLAU	Divider Mode	(NOTE 2)	
						0	0	÷2	2	
QB	0	0	÷4	55	120	0	1	÷4	1	
Q D			<del></del>	33	120	1	0	÷6	0.667	
						1	1	÷8	0.5	
						0	0	÷2	3	
QB	0	1	. 6	26.66	00	0	1	÷4	1.5	
QB	0	'	÷6	36.66	80	1	0	÷6	1	
						1	1	÷8	0.75	
						0	0	÷2	4	
QB	1	0	÷8	27.5	60	0	1	÷4	2	
QB	'	0	÷o	27.5	60	1	0	÷6	1.33	
						1	1	÷8	1	
						0	1	÷2	6	
QB	1	1	.10	10.00	10.00	40	0	1	÷4	3
l QD	'	'	÷12	18.33	40	1	0	÷6	2	
						1	1	÷8	1.5	

NOTE 1: VCO frequency range is 220MHz to 480MHz.

NOTE 2: QA output frequency equal to CLKx frequency times the multiplier;

QB output frequency equal to CLKx.



## TABLE 4B. QB OUTPUT FREQUENCY W/FB\_IN = QA

				Inputs	5				Outputs								
FB_IN	DIV_ SELA1	DIV_ SELA0	QA Output Divider Mode	CLK0, CL (NO	-K1 (MHz) TE 1)	DIV_ SELB1	DIV_ SELB0	QB Output	QB Multiplier								
	SELAI	SELAU	(NOTE 2)	Minimum	Maximum	SELDI	SELBU	Divider Mode	(NOTE 2)								
						0	0	÷4	0.5								
QA	0	0	÷2	110	240	0	1	÷6	0.333								
					(NOTE 3)	1	0	÷8	0.25								
						1	1	÷12	0.167								
						0	0	÷4	1								
	_		. 4	55	400	0	1	÷6	0.667								
QA	0	1	÷4		120	1	0	÷8	0.5								
						1	1	÷12	0.333								
						0	0	÷4	1.5								
QA	1	0	0	00.00	00.00	00.00	00.00	00.00	00.00	00.00	36.66	00.00	80	0	1	÷6	1
QA	'	U	÷6	30.00	80	1	0	÷8	0.75								
						1	1	÷12	0.5								
						0	1	÷4	2								
QA	1	1	÷8	07.5	27.5	0	1	÷6	1.333								
QA	'	'	÷o	27.5 60	00	1	0	÷8	1								
						1	1	÷12	0.667								

NOTE 1: VCO frequency range is 220MHz to 480MHz.

NOTE 2: QB output frequency equal to CLKx frequency times the multiplier;

QA output frequency equal to CLKx.

NOTE 3: Maximum frequency of 240MHz valid for  $V_{\rm CC}$  = 3.3V  $\pm$  5% only.

## **ICS8752**

## Low Skew, 1-TO-8

## LVCMOS CLOCK MULTIPLIER/ZERO DELAY BUFFER

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage,  $V_{DD}$  4.6V

 $\begin{array}{ll} \text{Inputs, V}_{\text{I}} & \text{-0.5V to V}_{\text{DD}} + \text{0.5V} \\ \text{Outputs, V}_{\text{O}} & \text{-0.5V to V}_{\text{DDO}} + \text{0.5V} \\ \text{Package Thermal Impedance, } \theta_{\text{JA}} & \text{47.9°C/W (0 lfpm)} \\ \text{Storage Temperature, T}_{\text{STG}} & \text{-65°C to 150°C} \end{array}$ 

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 5A. Power Supply DC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>DDA</sub>	Analog Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current				105	mA
I <sub>DDA</sub>	Analog Supply Current				15	mA
I <sub>DDO</sub>	Output Supply Current				20	mA

Table 5B. Power Supply DC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 2.5V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		2.375	2.5	2.625	V
V <sub>DDA</sub>	Analog Supply Voltage		2.375	2.5	2.625	V
V <sub>DDO</sub>	Output Supply Voltage		2.375	2.5	2.625	٧
I <sub>DD</sub>	Power Supply Current				100	mA
I <sub>DDA</sub>	Analog Supply Current				15	mA
I <sub>DDO</sub>	Output Supply Current				20	mA

## Low Skew, 1-to-8 LVCMOS CLock Multiplier/Zero Delay Buffer

## Table 5B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$ , Ta = 0°C to 70°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Vol	tago	$V_{DD} = 3.3V$	2		V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>	input riigir voi	lage	$V_{DD} = 2.5V$	1.7		$V_{DD} + 0.3$	V
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Input Low Volt	2000	$V_{DD} = 3.3V$	-0.3		0.8	V
V <sub>IL</sub>	Input Low von		$V_{DD} = 2.5V$	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	DIV_SELx0, DIV_SELx1, CLK0, CLK1, FB_IN, CLK_SEL, MR/nOE	$V_{DD} = V_{IN} = 3.465V$ or 2.625V			150	μΑ
		PLL_SEL	$V_{DD} = V_{IN} = 3.465V$ or 2.625V			5	μΑ
	Input Low Current	DIV_SELx0, DIV_SELx1, CLK0, CLK1, FB_IN, CLK_SEL, MR/nOE	$V_{DD} = 3.465V \text{ or } 2.625V,$ $V_{IN} = 0V$	-5			μΑ
	Low Garrone	PLL_SEL	$V_{DD} = 3.465V \text{ or } 2.625V,$ $V_{IN} = 0V$	-150			μΑ
V	Output High Voltage; NOTE 1		$V_{DDO} = V_{IN} = 3.465V$	2.6			V
V <sub>OH</sub>	Culput High v	ollage, NOTE T	$V_{DDO} = V_{IN} = 2.625V$	1.8			V
V <sub>OL</sub>	Output Low V	oltage; NOTE 1				0.5	V

NOTE 1: Outputs terminated with 50 $\Omega$  to  $V_{DDO}/2$ . See Parameter Measurement Information section,

## Table 6A. PLL Input Reference Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>REF</sub>	Input Reference Frequency NOTE: Input reference frequency is limited by the divider selection and the VCO lock range.		20		240	MHz

## $\textbf{Table 6B. PLL Input Reference Characteristics,} \ \ V_{\text{DD}} = V_{\text{DDA}} = V_{\text{DDO}} = 2.5V \pm 5\%, \ \text{Ta} = 0 ^{\circ}\text{C} \ \text{to} \ 70 ^{\circ}\text{C}$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>REF</sub>	Input Reference Frequency NOTE: Input reference frequency is limited by the divider selection and the VCO lock range.		20		120	MHz

<sup>&</sup>quot;Output Load Test Circuit" diagrams.

## **ICS8752**

# Low Skew, 1-to-8 LVCMOS CLOCK MULTIPLIER/ZERO DELAY BUFFER

**Table 7A. AC Characteristics,**  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
			÷2	110		240	MHz
			÷4	55		120	MHz
f <sub>out</sub>	Output Frequen	cy (PLL Mode)	÷6	36.67		80	MHz
			÷8	27.5		60	MHz
			÷12	18.33		40	MHz
f <sub>vco</sub>	PLL VCO Lock	Range		220		480	MHz
t(Ø)	Static Phase Offset; NOTE 1		fVCO = 400MHz, Feedback ÷ 8	-30	70	170	ps
tsk(b)	Bank Skew; NO	TE 2, 4	Measured on rising edge at V <sub>DDO</sub> /2			55	ps
tsk(o)	Output Skew; N	OTE 3, 4	Measured on rising edge at V <sub>DDO</sub> /2			100	ps
tjit(cc)	Cycle-to-Cycle	Different Frequencies on Different Banks				400	ps
ijit(GG)	Jitter; NOTE 4	All Outputs at Same Frequency				75	ps
t_	PLL Lock Time					1	mS
$t_R/t_F$	Output Rise/Fall Time		20% to 80%	400		950	ps
odc	Output Duty Cy	cle		47	50	53	%

All parameters measured at  $f_{MAX}$  unless noted otherwise. NOTE 1: Defined as the time difference between the input clock and the average feedback input signal,

when the PLL is locked and the input reference frequency is stable.

NOTE 2: Defined as skew within a bank of outputs at the same supply voltages and with equal load conditions.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at  $V_{\rm DDO}/2$ .

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.



**Table 7B. AC Characteristics,**  $V_{DD} = V_{DDA} = V_{DDO} = 2.5V \pm 5\%$ ,  $TA = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
			÷2	110		240	MHz
			÷4	55		120	MHz
f <sub>out</sub>	Output Frequen	cy (PLL Mode)	÷6	36.67		80	MHz
			÷8	27.5		60	MHz
			÷12	18.33		40	MHz
f <sub>vco</sub>	PLL VCO Lock	Range		220		480	MHz
t(Ø)	Static Phase Offset; NOTE 1		fVCO = 400MHz Feedback ÷ 8	-90	50	190	ps
tsk(b)	Bank Skew; NC	OTE 2, 4	Measured on rising edge at V <sub>DDO</sub> /2			55	ps
tsk(o)	Output Skew; N	OTE 3, 4	Measured on rising edge at V <sub>DDO</sub> /2			90	ps
tjit(cc)	Cycle-to-Cycle	Different Frequencies on Different Banks				400	ps
ijii(CC)	Jitter; NOTE 4	All Outputs at Same Frequency				75	ps
t <sub>L</sub>	PLL Lock Time					1	mS
$t_{_{\rm R}}/t_{_{\rm F}}$	Output Rise/Fall Time		20% to 80%	400		950	ps
odc	Output Duty Cy	cle		45	50	55	%

All parameters measured at f<sub>MAX</sub> unless noted otherwise.

NOTE 1: Defined as the time difference between the input clock and the average feedback input signal, when the PLL is locked and the input reference frequency is stable.

NOTE 2: Defined as skew within a bank of outputs at the same supply voltages and with equal load conditions.


NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at  $V_{DDO}/2$ .

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.




## PARAMETER MEASUREMENT INFORMATION






**3.3V OUTPUT LOAD AC TEST CIRCUIT** (Where X denotes outputs in the same Bank)


2.5V OUTPUT LOAD AC TEST CIRCUIT






**OUTPUT SKEW** 

BANK SKEW





1000 Cycles



### CYCLE-TO-CYCLE JITTER

STATIC PHASE OFFSET





## OUTPUT RISE/FALL TIME



## **APPLICATION INFORMATION**

### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS: OUTPUTS:

#### **CLK INPUT:**

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from the CLK input to ground.

#### LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### LVCMOS OUTPUT:

All unused LVCMOS output can be left floating. We recommend that there is no trace attached.

## RELIABILITY INFORMATION

Table 7.  $\theta_{JA}$ vs. Air Flow Table for 32 Lead LQFP

## θ<sub>1Δ</sub> by Velocity (Linear Feet per Minute)

 O
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 67.8°C/W
 55.9°C/W
 50.1°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 47.9°C/W
 42.1°C/W
 39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for ICS8752 is: 1546

Functionally compatible with MPC952 in some applications



## PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD LQFP




TABLE 8. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS						
CVMDOL	ВВА					
SYMBOL	MINIMUM	NOMINAL	MAXIMUM			
N	32					
Α			1.60			
A1	0.05		0.15			
A2	1.35	1.40	1.45			
b	0.30	0.37	0.45			
С	0.09		0.20			
D	9.00 BASIC					
D1	7.00 BASIC					
D2	5.60 Ref.					
E	9.00 BASIC					
E1	7.00 BASIC					
E2	5.60 Ref.					
е	0.80 BASIC					
L	0.45	0.60	0.75			
θ	0°		7°			
ссс			0.10			

Reference Document: JEDEC Publication 95, MS-026

# LOW SKEW, 1-TO-8 LVCMOS CLOCK MULTIPLIER/ZERO DELAY BUFFER

#### TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8752CY	ICS8752CY	32 Lead LQFP	tray	0°C to 70°C
8752CYT	ICS8752CY	32 Lead LQFP	1000 tape & reel	0°C to 70°C
8752CYLF	ICS8752CYLF	32 Lead "Lead-Free" LQFP	tray	0°C to 70°C
8752CYLFT	ICS8752CYLF	32 Lead "Lead-Free" LQFP	1000 tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

The aforementioned trademark, HiPerClockS™ is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



# ICS8752 Low Skew, 1-to-8 LVCMOS CLOCK MULTIPLIER/ZERO DELAY BUFFER

	REVISION HISTORY SHEET					
Rev	Table	Page	age Description of Change			
Α	T1	2	Pin Descriptions Table. Revised MR/nOE description.	8/19/02		
В	T2 T9	1 2 12	Features Section - delete bullet, "Industrial temperature available upon request." Added Lead-Free bullet. Pin Characteristics table - changed C <sub>IN</sub> 4pF max. to 4pF typical. Ordering Information Table -added Lead-Free part number and note. Updated data sheet format.	3/31/05		
В	T1	2	Pin Description Table - correct Pin 5, MR/nOE.	5/2/05		
В	Т9	10 12	Added Recommendations for Unused Input and Output Pins. Ordering Information Table - added lead-free marking.	10/19/05		